hirly

Apply with hirly

DFT Engineer

Sourceright Technologies Private Limited · Bangalore, Karnataka, India

Upload your resume to see how well you match this job — free, in seconds, no account needed.

Your resume is used only to score it against this job. If you don't create an account, it is deleted within 24 hours.

Job Type: Full Time Job Location: Bangalore Experience: 6-12 years Notice period: 0-30 days JOB RESPONSIBILITIES: The DFT Engineer is responsible for Hardware Design-For-Test (DFT) activities for high-performance chip designs to enable efficient high-coverage Test. This includes scan-based logic test, memory test and repair, boundary scan, and high-speed interface testing. The engineer will develop appropriate DFT methodology and flows, and work with the front-end design team to integrate and flush new DFT features & methodologies into the design and document the DFT architecture. The engineer will work on Industry-standard tools for DFT implementation, Pattern generation, Simulation and verification of the DFT features. The engineer will interface with the back-end team on timing, physical design and with the PDTE team on ATE pattern delivery & ATE silicon bring up. REQUIREMENTS:

  • Bachelor's/Master's degree in Electrical Engineering or equivalent practical experience 8-15 years of experience in DFT/DFD flows and methodologies.
  • Experience with DFT/DFD/DFM technique.
  • Well-versed in scan insertion, ATPG, MBIST, JTAG, Scan Compression and at-speed test.
  • Strong fundamental knowledge of various Test standards (IEEE 1149.10, 1149.6, 1500, 1687) and test formats (BSDL, ICL, PDL, STIL, CTL)
  • Extensive experience with industry standard simulation, ATPG and MBIST tools
  • Knowledge of defect types, fault models and low power design methodologies
  • Knowledge of timing constraints and STA for test modes
  • Experience in DFT related verification and GLS,, SDF simulations
  • Experience in silicon bring-up, debug, and validation of DFT features on ATE, debugging ATPG patterns, Compressed ATPG patterns, MBIST and JTAG related issues
  • Experience in DFT pattern delivery, silicon bring-up, debug and validation fo DFT features on ATE.
  • Experience with scripting languages like Python, Perl, skill, tcl or equivalent to automate flows is a plus.
  • Willingness to learn new skills and apply new technologies.
  • Strong communication skills and the ability to collaborate in a global team is essential.
  • Self-motivated, ability to work independently and excel in a team environment Skills: boundary scan , Dfm, ATPG, Design For Testability, MBIST, Scan Insertion Experience: 6.00-12.00 Years